# JTAG-Booster for Intel 386EX



P.O: Box 1103 Kueferstrasse 8 Tel. +49 (7667) 908-0 sales@fsforth.de

- D-79200 Breisach, Germany
- D-79206 Breisach, Germany
- Fax +49 (7667) 908-200
- http://www.fsforth.de

Copyright © 1995..2002:

FS FORTH-SYSTEME GmbH Postfach 1103, D-79200 Breisach, Germany

Release of Document: May 15, 2002 Author: Dieter Fögele Filename: JTAG\_386EXa.doc

Program Version: 4.xx

All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of FS FORTH-SYSTEME GmbH.

# **Table of Contents**

1.	General	4
	1.1. Ordering Information	5
	1.2. System Requirements	5
	1.3. Contents of Distribution Disk	
	1.4. Connecting your PC to the target system	7
	1.5. First Example with Intel 386EX	9
	1.6. Trouble Shooting	
	1.7. Error Messages	12
	1.8. Initialization file JTAG386.INI	
	1.9. Supported flash devices	21
2.	JTAG386 Parameter Description	22
	2.1. Program a Flash Device	
	2.2. Read a Flash Device to file	
	2.3. Verify a Flash Device with file	31
	2.4. Dump target memory	
	2.5. Program an I <sup>2</sup> C-Device	
	2.6. Read an I <sup>2</sup> C-Device to file	
	2.7. Verify an I <sup>2</sup> C-Device with file	43
	2.8. Dump an I <sup>2</sup> C-Device	45
	2.9. Toggle CPU pins	
	2.10. Polling CPU pins	48
	2.11. Polling CPU pins while the CPU is running	49
	2.12. Show status of all CPU pins while the CPU is running	
3.	Implementation Information	52
4.	Converter Program HEX2BIN.EXE	53
5.	Support for Windows NT and Windows 2000	
	5.1. Installation on a clean system	
	5.2. Installation with already installed a previous version of Kithara	
	5.3. De-Installation version 5.xx:	56

# 1. General

The program JTAG386.EXE uses the JTAG port of the Intel 386EX embedded microprocessor in conjunction with the small JTAG-Booster:

- to program data into flash memory
- to verify and read the contents of a flash memory
- to load data to static memory
- to upload data from target to host
- to do a memory test
- to make a memory dump
- to access an I2C Device
- to test CPU signals

All functions are done without any piece of software running in the target. No firmware or BIOS must be written. Bootstrap software may be downloaded to initially unprogrammed memories.

For latest documentation please refer to the file README.TXT on the distribution disk.

# 1.1. Ordering Information

The following related products are available

- 925 JTAG-Booster Intel 386EX, 5V, DOS/Win9x/WinNT, delivered with adapter type 227
- 977 JTAG-Booster Intel 386EX, 3.3V, DOS/Win9x/WinNT, delivered with adapter type 285

# 1.2. System Requirements

To successfully run this tool the following requirements must be met:

- MSDOS, WIN3.x, WIN9x, WinME, WinNT or Win2000 (WinNT/Win2000 is supported with an additional tool, see chapter 5)
- Intel 80386 or higher
- 205 kByte of free DOS memory
- Parallel Port


# 1.3. Contents of Distribution Disk

•	JTAG386.EXE JTAG386.OVL	Tool for Intel 386EX
•	JTAG386.INI	Template configuration file for Intel 386EX. See chapter 1.8 "Initialization file JTAG386.INI"
•	HEX2BIN.EXE	Converter program to convert Intel HEX and Motorola S-Record files to binary. See chapter 4 "Converter Program HEX2BIN.EXE"
•	WinNT	Support for Windows NT and Windows 2000. See chapter 5 "Support for Windows NT and Windows 2000"
•	JTAG_V4xx_FLAS HES.pdf	List of all supported Flash devices

• README.txt Release notes, new features, known problems

# 1.4. Connecting your PC to the target system

The JTAG-Booster can be plugged into standard parallel ports (LPT1-3) with a DB25-Connector.



The target end of the cable has the following reference:

1	2*	3	4	5	6	7	8
TCK	GND	TMS	TRST#	NC	TDI	TDO	+3.3V / +5V

<sup>\*</sup>PIN 2 can be detected by the white thick cable.

To connect your design to the JTAG-BOOSTER you need a single row berg connector with a spacing of 2.54mm on your PCB. The names refer to the target: Pin 7 is the target's TDO pin and is connected to the JTAG-Booster's TDI pin.

There are two versions of the JTAG-Booster available: A 5V version (FS part number 227) and a 3.3V version (FS part number 285). **Don't apply 5V to the 3.3V version of the JTAG-Booster!** 

Your target must be able to power the JTAG-Booster, it draws about 100mA.

Before you start the program, the JTAG-BOOSTER must be plugged to a parallel interface of your PC and to the 8 pin JTAG connector on the target.

The utility is started with the general command line format:

JTAG386 /function [filename] [/option\_1] ... [/option\_n].

Note that the function must be the first argument followed (if needed) by the filename.

If you want to cancel execution of JTAG386, press CTRL-Break-Key.  $\label{eq:control}$ 

On any error the program aborts with an MSDOS error level of one.

# 1.5. First Example with Intel 386EX

In the following simple example it is assumed that the JTAG-Booster is connected to LPT1 of your PC and target power is on.

# **Typing**

JTAG386 /P MYAPP.BIN

at the DOS prompt results in the following output:

JTAG386 --- JTAG utility for Intel 386EX Copyright © FS FORTH-SYSTEME GmbH, Breisach Version 4.xx of mm/dd/yyyy

- Configuration loaded from file JTAG386.INI
- (2) Target: Module 386EX, FS FORTH-SYSTEME GmbH
- (3) Using LPT at I/O-address 0378h
- (4) JTAG Adapter detected
- (5) 1 Device detected in JTAG chain

Device 0: IDCODE=28270013 Intel 386EXTC (C-Step, 5V)

- (6) Sum of instruction register bits : 4 (7) CPU position : 0
- (8) Instruction register offset : 0(9) Length of boundary scan reg : 202
- Looking for a known flash device. Please wait..
- (10) AMD 29F800T, Boot Block Top detected
- (11) Bus size is 16 Bit
- (12) Erasing Flash-EPROM Block #:0 Programming File MYAPP.BIN 65536 Bytes programmed Programming ok

Erase Time : 1.0 sec Programming Time : 48.1 sec

- (1) The initialization file JTAG386.INI was found in the current directory.
- (2) The target identification line of the initialization file is printed here.
- (3) The resulting I/O-address of the parallel port is printed here.
- (4) A JTAG-Booster is found on the parallel port
- (5) The JTAG chain is analyzed. There may be several parts in the JTAG chain. The chain is analyzed and all parts except the Intel 386EX are switched to bypass mode.
- (6) The length of all instruction registers in the JTAG chain are added.
- (7) The position of the Intel 386EX in the JTAG chain is checked.
- (8) The position of the JTAG instruction register of the Intel 386EX is checked
- (9) The real length of the boundary scan register is displayed here and compared with the boundary scan register length of a Intel 386EX.
- (10) A Flash-EPROM AMD 29F800T selected with chip select UCS was found.
- (11) The resulting data bus size is printed here.
- (12) In this example one block must be erased.

# 1.6. Trouble Shooting

Avoid long distances between your Host-PC and the target. If you are using standard parallel extension cable, the JTAG-BOOSTER may not work. Don't use Dongles between the parallel port and the JTAG-BOOSTER.

Switch off all special modes of your printer port (EPP, ECP, ...) in the BIOS setup. Only standard parallel port (SPP) mode is allowed.

On very fast PCs there could be verify errors. To avoid this, watch for the 'IO recovery time'-switch in the BIOS Setup which must be turned on. Otherwise try to slow down your PC by setting the turbo switch off.

If there are problems with autodetection of the flash devices use the /DEVICE= option. To speed up autodetection specify one of the options /8BIT or /16BIT.

Don't use hardware protected flash memories.

The used chip selects must be defined as output and inactive in the initialization file (see chapter 1.8 "Initialization file JTAG386.INI"). Also the address bits must be defined as output.

Use the option /NOWRSETUP to speed up flash programming.

#### 1.7. Error Messages

#### 80386 or greater required

The JTAG-BOOSTER does not work on a 8088/8086 or a 80286 platform.

# Adapter not connected or target power fail

The JTAG-Booster wasn't found. Please check connection to parallel port and connection to target. Check target power. Check your BIOS-Setup.

# Can't open x:\yyy\zzz\JTAG386.OVL

The overlay file JTAG386.OVL must be in the same directory as JTAG386.EXE.

# Configuration file XYZ not found.

The file specified with the option /INI= wasn't found.

# Device offset out of range

The value specified with the option /OFFSET= is greater than the size of the detected flash device.

#### Disk full

Writing a output file was aborted as a result of missing disk space.

# Do not specify option /NOCS with any other chip select

There is a conflict in the command line.

# Do not specify option /BYTE-MODE. Flash device does not have a byte mode pin.

The flash device specified with the option /DEVICE= does not support switching between 16 (or 32) bit mode and 8 bit mode. In practice it does not have a pin with the name BYTE#

#### Error creating file:

The output file could not be opened. Please check free disk space or write protection.

# • Error: Pin-Name is an output only pin

The specified pin cannot be sampled. Check the command line. Check the initialization file.

#### • Error: *Pin-Name* is an input only pin

The specified pin cannot be activated. Check the command line. Check the initialization file.

#### • Error: Pin-Name may not be read back

The specified pin can be switched to tristate, but cannot be read back. Check the command line.

# • illegal function:

The first parameter of the command line must be a valid function. See chapter 2 "JTAG386 Parameter Description" for a list of supported functions.

# • illegal number:

The specified number couldn't be interpret as a valid number. Check the relevant number base.

# • illegal option:

See chapter 2 "JTAG386 Parameter Description" for a list of supported options.

# • illegal Pin Type:

The name specified with the option /PIN= must be one of the list of chapter 1.8 "Initialization file JTAG386.INI"

# • illegal Flash Type:

The name specified with the option /DEVICE= must be one of the list of chapter 1.9 "Supported flash devices".

# • Input file not found:

The specified file cannot be found

#### • Input file is empty:

Files with zero length are not accepted

# • " " is undefined

Please check the syntax in your configuration file. (See chapter 1.8 "Initialization file JTAG386.INI").

#### LPTx not installed

The LPT port specified with /LPTx cannot be found. Please check the LPT port or specify a installed LPT port. Check your BIOS setup.

#### missing filename

Most functions need a filename as second parameter.

# • missing option /I2CCLK=

Some functions need the option /I2CCLK= to be defined.

# • missing option /I2CDAT=

Some functions need the option /I2CDAT= or the options /I2CDATO= and /I2CDATI= to be defined.

#### • missing option /LENGTH=

Some functions need the option /LENGTH= to be defined.

# • missing option /PIN=

Some functions need the option /PIN= to be defined.

# More than 9 devices in the JTAG chain or TDI pin stuck at low level The JTAG chain is limited to 9 parts. Check target power. Check the target's TDO pin.

# No devices found in JTAG chain or TDI pin stuck at high level

A stream of 32 high bits was detected on the pin TDI. TDI may stuck at high level. Check the connection to your target. Check the target power. Check the target's TDO pin.

#### • Option /CPUPOS= out of range

The number specified with the option /CPUPOS= must be less or equal to the number of parts minus 1.

#### Option /IROFFS= out of range

Please specify a smaller value

# • Part at specified position is not a Intel 386EX

The option /CPUPOS= points to a part not a Intel 386EX

# Pins specified with /I2CCLK= and /I2CDAT= must have different control cells

The pin specified with the option /I2CDAT= must be able to be switched to high impedance while the pin specified with option /I2CCLK= is an active output. See chapter 1.8 "Initialization file JTAG386.INI".

# Pins specified with /I2CCLK= and /I2CDATI= must have different control cells

The pin specified with the option /I2CDATI= must be able to be switched to high impedance while the pin specified with option /I2CCLK= is an active output. See chapter 1.8 "Initialization file JTAG386.INI".

# Pins specified with /I2CDATO= and /I2CDATI= must have different control cells

The pin specified with the option /I2CDATI= must be able to be switched to high impedance while the pin specified with option /I2CDATO= is an active output. See chapter 1.8 "Initialization file JTAG386.INI".

# Specify only one of that options:

Some options are exclusive (i.e. /8BIT and /16BIT). Don't mix them.

# Sum of instruction register bits to low. Should be at least 4 bits for a Intel 386EX

The sum of all instruction register bits in the JTAG chain does not fit to the Intel 386EX. Check the target connection. Check the target CPU type. Check the settings for /IROFFS= and /CPUPOS=, if there are several parts in the JTAG chain.

# Target no longer connected

There is a cyclic check of the JTAG chain. Check target power. Check target connection.

 There are unknown parts in the JTAG chain. Please use the option /IROFFS= to specify the instr. reg. offset of the CPU.

If there are unknown parts in the JTAG chain, the program isn't able to determine the logical position of the CPU's instruction register.

# • There is no Intel 386EX in the JTAG chain

No Intel 386EX was found in the JTAG chain. Check the target power. Try with option /DRIVER=4 again.

# Value of option /FILE-OFFSET out of range

The value of the option /FILE-OFFSET= points behind end of file.

# • wrong driver #

The value specified with the option /DRIVER= is out of range.

# wrong Identifier (xxxx)

No valid identifier found. Check the specified chip select signal and the bus width. Try with the option <code>/DEVICE=</code> .

# Wrong length of boundary scan register. Should be 202 for a Intel 386EX.

The length of the boundary scan register of the selected part (if there are more than one in the chain) does not fit to the Intel 386EX. Check the target connection. Check the target CPU type. Check the settings for /IROFFS= and /CPUPOS=, if there are several parts in the JTAG chain.

# 1.8. Initialization file JTAG386.INI

This file is used to define the default direction and level of all CPU signals. This file **must be carefully adapted** to your design with the Intel 386EX. The Target-Entry is used to identify your design which is displayed with most commands.

When the program JTAG386.EXE is started it scans the current directory for an existing initialization file named JTAG386.INI. If no entry is found the default values are used. You may also specify the initialization file with the option /INI=. If the specified file isn't found, the program aborts with an error message.

The CPU pins can also be used with the functions /BLINK (chapter 2.12), /PIN? (chapter 2.13) and /SAMPLE (chapter 2.14) to test the signals on your design.

The sample file below represents the values which are used for default initialization when no initialization file could be found in the current directory and no initialization file is specified with the option /INI=.

Changes to the structure of the file could result in errors. Remarks can be added by using //.

# Sample File JTAG386.INI:

```
// Description file for Intel 386EX
Target: Module 386EX, FS FORTH-SYSTEME GmbH
// All chip select signals are set to output and inactive.
// All signals should be defined. Undefined signals are set to their defaults.
// Pin names are defined in upper case.
// Low active signals are signed with a trailing #.
M/IO#
               Out,Hi
D/C#
               Out,Hi
W/R#
               Out.Lo
READY#
               Out,Hi
BS8#
               Inp
RD#
               Out,Hi
WR#
               Out,Hi
BLE#
               Out,Hi
BHE#
               Out,Hi
ADS#
               Out,Hi
NA#
               Inp
// The following pins must be set to output/active for flash programming
// and other memory accesses.
Α1
               Out,Hi
A2
               Out,Hi
А3
               Out,Hi
A4
               Out,Hi
A5
               Out.Hi
A6
               Out.Hi
Α7
               Out,Hi
A8
               Out,Hi
               Out,Hi
Α9
A10
               Out,Hi
A11
               Out,Hi
               Out,Hi
A12
A13
               Out,Hi
A14
               Out,Hi
A15
               Out,Hi
               Out,Hi
                        // = CAS0
A16
               Out,Hi
                        // = CAS1
A17
               Out,Hi
                        // = CAS2
A18
A19
               Out,Hi
A20
               Out,Hi
```

A21 A22 A23 A24 A25	Out,Hi Out,Hi Out,Hi Out,Hi Out,Hi	
SMI# P3.0 P3.1 SRXCLK SSIORX SSIOTX P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 PEREQ NMI TMROUT2 TMRGATE2 INT4 INT5 INT6 INT7 STXCLK FLT#	Inp	// = TMROUTO // = TMROUT1 // = DTR1# // = RI1# // = RTS1# // = INT0 // = INT1 // = INT3 // = PWRDOWN // = COMCLK // = TMRCLK2 // = ERROR# // = BUSY# // = TMRCLK0 // = TMRGATE0 // = TMRGATE1 // = DSR1#
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 RESET P1.7 DACK1# EOP# WDTOUT DRQ0 DRQ1	Inp	// = DCD0# // = RTS0# // = DTR0# // = DSR0# // = RI0# // = LOCK# // = HOLD // = HLDA // = TxD1 // = CTS1# // = DCD1# // = RxD1

JTAG\_386EXa.doc

SMIACT#	Inp	
P2.0 P2.1 P2.2 P2.3 P2.4 DACK0# P2.5 P2.6 P2.7 UCS# CS6# LBA#	Out,Hi Out,Hi Out,Hi Out,Hi Out,Hi Inp Inp Inp Out,Hi Out,Hi Out,Hi Out,Hi Out,Lo	<pre>// = CS0# // = CS1# // = CS2# // = CS3# // = CS4# // = CS5# // = RxD0 // = TxD0 // = TxD0 // = CTS0# // = REFRESH# switched between input/inactive and output/active ing and other memory accesses.</pre>
D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14	Inp	
D15	Inp	

# 1.9. Supported flash devices

Type JTAG386 /LIST [optionlist]

to get a online list of all flash types which could be used with the /DEVICE= option.

See separate file JTAG\_V4xx\_FLASHES.pdf to get a complete list of supported flash types.

# 2. JTAG386 Parameter Description

When you start JTAG386.EXE without any parameters the following help screen with all possible functions and options is displayed:

```
JTAG386 --- JTAG utility for Intel 386EX
Copyright © FS FORTH-SYSTEME GmbH, Breisach
Version 4.xx of mm/dd/yyyy
```

Programming of Flash-EPROMs and hardware tests on targets with the Intel 386EX.

The JTAG-Booster is needed to connect the parallel port of the PC to the JTAG port of the Intel 386EX.

Usage: JTAG386 /function [filename] [/option\_1] ... [/option\_n] Supported functions:

/P : Program a Flash Device
/R : Read a Flash Device to file
/V : Verify a Flash Device with file
/D : Download to target memory
/U : Upload from target to host
/SRAM : Test target memory (SRAM)

/DUMP : Make a target dump

/PI2C : Program an I2C Device with file /RI2C : Read an I2C Device to file /VI2C : Verify an I2C Device with file /DUMPI2C : Make a dump of an I2C Device

/BLINK : Toggle a CPU pin /PIN? : Test a CPU pin

/SAMPLE : Test a CPU pin while the CPU is running /SNAP : Test all CPU pins while CPU is running /LIST : Print a list of supported Flash devices

Supported Options:							
/UCS	/CS0	/CS1	/CS2	/CS3			
/CS4	/CS5	/CS6	/NOCS	/NOWRSETUP			
/TOP	/BYTE-MODE	/BM	/PAUSE	/P			
/NODUMP	/NOERASE	/LATTICE	/ERASEALL	/LPT1			
/LPT2	/LPT3	/LPT-BASE=	/16BIT	/8BIT			
/NOMAN	/LENGTH=	L=	/FILE-OFFSET=	/FO=			
/OFFSET=	/O=	/DELAY=	/DEVICE-BASE=	/DB=			
/DRIVER=	/DATA-MASK=	: /DM=	/IROFFS=	/CPUPOS=			
/DEVICE=	/PIN=	/I2CCLK=	/I2CDAT=	/I2CDATI=			
/I2CDATO=	/I2CBIG	/WATCH=	/OUT=	/INI=			
/REP							

The following options are valid for most functions:

#### /DRIVER=x with x = 1,2,3,4

A driver for the interface to the JTAG-BOOSTER on the parallel port may be specified. /DRIVER=1 selects the fastest available driver, /DRIVER=4 selects the slowest one. Use a slower driver if there are problems with JTAG-BOOSTER.

Default: /DRIVER=3

# /INI=file

An initialization file may be specified. By default the current directory is searched for the file JTAG386.INI. If this file is not found and no initialization file is specified in the command line, default initialization values are used (see also chapter 1.8 "Initialization file JTAG386.INI").

Default: /INI=JTAG386.INI

#### /LATTICE

For demonstration purposes this software works with the Lattice ispLSI-Adapter, too. With the option /LATTICE you can simulate the speed achievable with the simple ispLSI-Adapter.

# /LPT1 /LPT2 /LPT3

A printer port may be specified where the JTAG-Booster resides.

Default: /LPT1

#### /LPT-BASE

The physical I/O-Address of printer port may be specified instead of the logical printer name. Useful option, if you work with WinNT or Win2000, because the standard printer port is mapped as LPT2 here. Use the option /LPT-BASE=378 to get a command line which works independent of the operation system.

#### /OUT=file\_or\_device

All screen outputs are redirected to the specified file or device. Note that you can't redirect to the same parallel port where the JTAG-Booster resides.

Default: /OUT=CON

#### /PAUSE

With the option /PAUSE you can force the program to stop after each screen. Please do not use this option if you redirect the output to a file.

Abbreviation: /P

#### /WATCH=

With the option /WATCH= a pin can be specified, which is toggled twice per second, while the program is active. This pin may be the trigger of a watchdog. This pin must be specified as output in the initialization file.

# /IROFFS=

Specifies the position of the Intel 386EX instruction register within the JTAG chain. In most cases this option is not needed.

Default: /IROFFS=0

#### /CPUPOS=

Specifies the position of the Intel 386EX within the JTAG chain.

Default: /CPUPOS=0

#### 2.1. Program a Flash Device

**Usage:** JTAG386 /P filename [optionlist]

The specified file is programmed into the flash memory. The flash status is polled after programming of each cell (cell=8 or 16 bit, depending on current data bus width). In case of a programming error, the contents of the flash memory is written to a file with the extension DMP.

If you want a complete verify after programming, please use an additional command line with the verify function. See chapter 2.3 "Verify a Flash Device with file". In most cases this additional verify step is not needed.

The type of the flash device is normally detected by the software. When autodetection fails you should use the /DEVICE= option together with /8BIT or /16BIT to set the right flash device and configuration. The known devices are shown in chapter 1.9 "Supported flash devices".

# Options:

#### /DEVICE=devicename

The flash device is detected automatically by switching to autoselect mode. In case of trouble you should select the flash device by using this parameter to avoid autodetection. Combine this option with one of the following options which specify the data bus width and the option /BYTE-MODE if applicable.

#### /8BIT /16BIT

Specifies the data bus width to the target flash device. You can speed up autodetection, if you specify the correct data bus size. You need this option together with the option /DEVICE= to explicit specify a specific flash configuration.

#### /BYTE-MODE

If there is a flash device connected to the CPU which does have a byte mode pin (8 bit and 16/32 bit bus mode), you can force it to be used as 8 bit mode with the option /BYTE-MODE. In most cases this option will not be needed.

#### /NOMAN

If you use a flash device which is identical to one of the supported parts, but is from a different manufacturer, with this option you can suppress the comparison of the manufacturer identification code. We recommend to use this option together with the /DEVICE= option to avoid failures in autodetection.

#### /DEVICE-BASE=hhhhhh<sup>1</sup>

Here you can specify a flash device starting address. In most cases, where the flash device is selected with one of the CPUs chip select pins, this parameter is not needed. But if there is any decoding logic in your hardware, this option will be needed. Especially, if there are several flash banks connected to one chip select and a sub decoding logic generates chip selects for these flash banks, this option can be used to select a specific flash bank.

By default a device start address of 3000000h (=48MByte) is used for accesses to the flash device, because there is SRAM selected with a PLD logic on the FS FORTH-SYSTEM module 386EX.

Default: /DEVICE-BASE=3000000

Abbreviation: /DB=

#### /OFFSET=hhhhhh

The programming starts at an offset of hhhhhh relative to the start address of the flash device. If the offset is negative, the offset specifies an address relative to the end of the flash device. See also option /TOP

Default: /OFFSET=0

Abbreviation: /O=

#### /TOP

If the option /TOP is used the option /OFFSET= specifies the address where the programming ends (plus one) instead of the starting address. This option is very important for Intel CPU architectures, because target execution always starts at the top of the address space.

# /FILE-OFFSET=hhhhhh

If FILE-OFFSET is specified, the first hhhhhh bytes of the file are skipped and not programmed to target.

Default: /FILE-OFFSET=0

Abbreviation: /FO=

<sup>1</sup>hhhhhh=number base is hex

JTAG 386EXa.doc

#### /LENGTH=hhhhhh

The number of programmed bytes may be limited to LENGTH. If no LENGTH is specified the whole file is programmed.

Default: /LENGTH=4000000 (64 MByte)

Abbreviation: /L=

#### /NODUMP

In case of a verify error the contents of the flash memory is written to a file with the extension .DMP. With /NODUMP you can suppress this feature.

#### /ERASEALL

Erase the whole flash device. If this option isn't set, only those blocks are erased where new data should be written to.

#### /NOERASE

This option prevents the flash device from being erased.

#### /UCS /CS0 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6

This options may be used to specify one or more chip select signals to the flash memory. The used chip selects must be defined as output and inactive in the initialization file. (See chapter 1.8 "Initialization file JTAG386.INI".)

Default: /UCS

#### /NOCS

Use this option to switch off all chip select signals. This may be necessary if the device's chip select is generated via a normal decoder instead of using the Intel 386EX chip select unit.

#### /NOWRSETUP

By default write cycles to the Flash EPROM are realized with three steps: 1. set address/data 2. write strobe active 3. write strobe inactive. In most cases it is possible to set the write strobe coincident with setting of address and data by specifying the option /NOWRSETUP. This increases the programming speed by 50%.

#### **Examples:**

JTAG386 /P ROMDOS.ROM /L=20000 /TOP

This example programs up to 128 Kbytes of the file ROMDOS.ROM (with i.e. 512 Kbytes) to the top of the boot flash memory.

# JTAG386 /P CE.ROM /CS1

This example programs the file CE.ROM to the 32 Bit Flash-EPROM connected to CS1#.

# 2.2. Read a Flash Device to file

**Usage:** JTAG386 /R filename [optionlist]

The contents of a flash device is read and written to a file.

The type of flash device is normally detected by the software. When autodetect fails you should use the /DEVICE= option together with /8BIT or /16BIT to set the right flash device and configuration. The known devices are shown in chapter 1.9 "Supported flash devices".

# **Options:**

/DEVICE=devicename

See function /P (Chapter 2.1)

/8BIT /16BIT

See function /P (Chapter 2.1)

/BYTE-MODE

See function /P (Chapter 2.1)

/NOMAN

See function /P (Chapter 2.1)

/DEVICE-BASE=hhhhhh²

See function /P (Chapter 2.1)

#### /OFFSET=hhhhhh

Reading of the flash memory starts at an offset of hhhhhh relative to the start address of the flash device. If the offset is negative, the offset specifies a address relative to the end of the flash device.

See also option /TOP.

Default: /OFFSET=0

Abbreviation: /O=

JTAG 386EXa.doc

29

<sup>&</sup>lt;sup>2</sup>hhhhhh=number base is hex

#### /TOP

If the option /TOP is used the option /OFFSET= specifies the address where reading ends (plus one) instead of the starting address.

# /LENGTH=hhhhhh

The number of read bytes may be limited to LENGTH. If no LENGTH is specified the whole flash device is read (if no offset is specified).

/UCS /CS0 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6 /NOCS See function /P (Chapter 2.1)

# /NOWRSETUP

See function /P (Chapter 2.1)

Please note: In the function /R write cycles are needed to detect the type of the flash memory.

# **Example:**

JTAG386 /R BIOS.ABS /L=10000 /TOP

This example may be used to read the upper most 64 Kbyte of the flash memory to the file BIOS.ABS.

# 2.3. Verify a Flash Device with file

**Usage:** JTAG386 /V filename [optionlist]

The contents of a flash device is compared with the specified file. If there are differences the memory is dumped to a file with the extension DMP.

The type of flash device is normally detected by the software. When autodetect fails you should use the /DEVICE= option together with /8BIT or /16BIT to set the right flash device and configuration. The known devices are shown in chapter 1.9 "Supported flash devices".

# **Options:**

/DEVICE=devicename See function /P (Chapter 2.1)

/8BIT /16BIT See function /P (Chapter 2.1)

/BYTE-MODE See function /P (Chapter 2.1)

/NOMAN See function /P (Chapter 2.1)

/DEVICE-BASE=hhhhhh See function /P (Chapter 2.1)

/OFFSET=hhhhhh See function /P (Chapter 2.1)

/TOP See function /P (Chapter 2.1)

/FILE-OFFSET=hhhhhh See function /P (Chapter 2.1)

#### /LENGTH=hhhhhh

See function /P (Chapter 2.1)

#### /NODUMP

See function /P (Chapter 2.1)

/UCS /CS0 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6 /NOCS See function /P (Chapter 2.1)

# /NOWRSETUP

See function /P (Chapter 2.1)

Please note: In the function /V write cycles are needed to detect the type of the flash memory.

# **Example:**

# JTAG386 /V ROMDOS.ROM /L=20000 /TOP

This example may be used to verify the upper most 128 Kbytes of the flash memory with the file ROMDOS.ROM (with i.e. 512 Kbytes).

# 2.4. Download to target memory

**Usage:** JTAG386 /D filename [optionlist]

The specified file is downloaded to the Static RAM of the target and verified. If verify fails the RAM will be dumped to a file with the extension DMP.

# **Options:**

/8BIT /16BIT

Default: /16BIT

#### /OFFSET=hhhhhh

The download starts at an offset of hhhhhh.

Default: /OFFSET=0

Abbreviation: /O=

#### /TOP

If the option /TOP is specified the option /OFFSET= specifies the address where the download ends (plus one) instead of the starting address.

#### /LENGTH=hhhhhh

The number of downloaded bytes may be limited to LENGTH. If no LENGTH is specified the whole file is downloaded.

Default: /LENGTH=4000000 (64 MByte)

Abbreviation: /L=

#### /FILE-OFFSET=hhhhhh

If FILE-OFFSET is specified, the first hhhhhh bytes of the file are skipped and not loaded into target memory.

Default: /FILE-OFFSET=0

Abbreviation: /FO=

## /NODUMP

In case of a verify error the contents of the target memory is written to a file with the extension .DMP. With /NODUMP you can suppress this feature.

/UCS /CS0 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6 /NOCS

Default: /NOCS

# /NOWRSETUP

By default write cycles to the SRAM are realized with three steps: 1. set address/data 2. write strobe active 3. write strobe inactive. **Only in rare cases** it is possible to set the write strobe coincident with setting of address and data by specifying the option /NOWRSETUP. **This increases the download speed by 50%.** 

# **Examples:**

JTAG386 /D HELLO /O=30000

This example writes the file HELLO to the target memory.

JTAG386 /D CAN.REF /CS3 /8BIT

This example loads the file CAN.REF into the CAN controller on the FS FORTH-SYSTEME module 80386EX-CAN.

# 2.5. Upload from target to host

**Usage:** JTAG386 /U filename [optionlist]

Target data is written to the specified file.

For uploads from a flash device the function /R should be used.

# **Options:**

/8BIT /16BIT

Default: /16BIT

# /OFFSET=hhhhhh

See function /D (Chapter Fehler! Verweisquelle konnte nicht gefunden werden.)

/TOP

See function /D (Chapter Fehler! Verweisquelle konnte nicht gefunden werden.)

#### /LENGTH=hhhhhh

The number of uploaded bytes must be specified. If no LENGTH is specified a error message occurs.

Abbreviation: /L=

/UCS /CS0 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6 /NOCS

Default: /NOCS

# Example:

JTAG386 /U HELLO /O=-10000 /L=10000 /UCS /8BIT This example writes the last 64 kByte of the target's boot ROM to file HELLO.

# 2.6. Test target memory (SRAM)

Usage: JTAG386 /SRAM [optionlist]

Makes a memory test.

# **Options:**

/8BIT /16BIT

Default: /16BIT

/OFFSET=hhhhhh

Memory test starts at OFFSET Default: /OFFSET=0

Abbreviation: /O=

#### /LENGTH=hhhhhh

The number of tested bytes must be specified. If no LENGTH is specified an error message occurs.

Abbreviation: /L=

/UCS /CS0 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6 /NOCS

Default: /NOCS

# **Example:**

JTAG386 /SRAM /L=40000

This examples makes a memory test of 256 Kbytes SRAM.

## 2.7. Dump target memory

**Usage:** JTAG386 /DUMP [optionlist]

A Hex-Dump of the target memory is printed on the screen, if not redirected to file or device.

## **Options:**

/8BIT /16BIT

Default: /16BIT

#### /OFFSET=hhhhhh

The memory dump starts at an offset of hhhhhh plus the device start address (see option /DEVICE-BASE=).

Default: /OFFSET=0

Abbreviation: /O=

## /DEVICE-BASE=hhhhhh³

The device start address is used as an additional offset. This gives the function /DUMP the same behavior as function /P /V and /R.

Default: /DEVICE-BASE=3000000

Abbreviation: /DB=

#### /TOP

If the option /TOP is used the option /OFFSET= specifies the address where the dump ends (plus one) instead of the starting address

#### /LENGTH=hhhhhh

Default: /LENGTH=100

Abbreviation: /L=

/UCS /CS0 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6 /NOCS

See function /P (Chapter 2.1)

Default: /UCS

JTAG\_386EXa.doc

37

<sup>&</sup>lt;sup>3</sup>hhhhhh=number base is hex

# Example:

JTAG386 /DUMP /UCS /8BIT

This example makes a memory dump of the first 256 bytes of the Boot-EPROM.

#### 2.8. Program an I<sup>2</sup>C-Device

Usage: JTAG386 /PI2C filename [/I2CBIG] [optionlist]

The specified file is programmed to an I<sup>2</sup>C-Device (i.e. a serial EEPROM) connected to pins of the CPU. Finally a complete verify is done. If the verify fails, the contents of the I<sup>2</sup>C-Device is written to a file with the extension DMP.

Two methods to connect the I<sup>2</sup>C-Device to the CPU are supported. The first method is to use two CPU pins, one pin for clock output (I2CCLK) and one pin for serial data input and output (I2CDAT). The second method is to use one pin for clock output (I2CCLK), one for serial data input (I2CDATI) and one for serial data output (I2CDATO).

# **Options:**

#### /I2CBIG

Specify this option if there is a device which needs a three byte address instead of a two byte address.

This option must be the first option after the filename.

#### /DEVICE-BASE=hhhhhh

This option specifies an I<sup>2</sup>C device starting address. The default values are chosen to access an serial EEPROM.

Default: /DEVICE-BASE=5000 (if option /I2CBIG omitted)
Default: /DEVICE-BASE=500000 (if option /I2CBIG specified)

#### /OFFSET=hhhhhh

The programming starts at an offset of hhhhhh relative to the start address of the I<sup>2</sup>C-Device.

Default: /OFFSET=0

Abbreviation: /O=

#### /FILE-OFFSET=hhhhhh

If FILE-OFFSET is specified, the first hhhhhh bytes of the file are skipped and not programmed to target.

Default: /FILE-OFFSET=0

Abbreviation: /FO=

#### /LENGTH=hhhhhh

The number of programmed bytes may be limited to LENGTH. If no LENGTH is specified the whole file is programmed.

Abbreviation: /L=

#### /NODUMP

In case of a verify error the contents of the I<sup>2</sup>C-Device is written to a file with the extension .DMP. With option /NODUMP you can suppress this feature.

#### /I2CCLK=pin name

Specifies the CPU pin used for serial clock output.

# /I2CDAT=pin\_name

Specifies the CPU pin used for serial data input and output. Pin\_name must specify a bidirectional pin otherwise an error message occurs. Instead of one bidirectional pin one pin for serial data input and one for serial data output may be used. See option /I2CDATO= and /I2CDATI= .

#### /I2CDATO=pin\_name

Specifies the CPU pin used for serial data output. Pin\_name must specify a output pin otherwise an error message occurs.

#### /I2CDATI=pin name

Specifies the CPU pin used for serial data input. Pin\_name must specify a input pin otherwise an error message occurs.

#### **Example:**

JTAG386 /PI2C EEPROM.CFG /I2CCLK=GP26 /I2CDAT=GP27

This example loads the file EEPROM.CFG to a serial EEPROM connected to the pins GP26 and GP27 of the Intel 386EX.

# 2.9. Read an I<sup>2</sup>C-Device to file

Usage: JTAG386 /RI2C filename [/I2CBIG] /L=hhhhhh [optionlist]

The contents of an I<sup>2</sup>C-Device (i.e. a serial EEPROM) is read and written to a file. The option /LENGTH= must be specified.

## **Options:**

#### /I2CBIG

This option must be the first option after the filename.

See function /PI2C (Chapter 2.8)

/DEVICE-BASE=hhhhhh

See function /PI2C (Chapter 2.8)

/OFFSET=hhhhhh

Reading of the I<sup>2</sup>C-Device starts at an offset of hhhhhh relative to the start address of the I<sup>2</sup>C-Device.

Default: /OFFSET=0

Abbreviation: /O=

/LENGTH=hhhhhh

The number of read bytes must be specified otherwise an error message occurs.

Abbreviation: /L=

/I2CCLK=pin\_name

See function /PI2C (Chapter 2.8)

/I2CDAT=pin\_name

See function /PI2C (Chapter 2.8)

/I2CDATO=pin\_name

See function /PI2C (Chapter 2.8)

/I2CDATI=pin\_name

See function /PI2C (Chapter 2.8)

# **Example:**

JTAG386 /RI2C EEPROM.CFG /I2CCLK=GP26 /I2CDAT=GP27 /L=100 This example reads 256 bytes from a serial EEPROM to the file EEPROM.CFG. The serial EEPROM is connected to the pins CP26 and GP27 of the Intel 386EX.

# 2.10. Verify an I<sup>2</sup>C-Device with file

**Usage:** JTAG386 /VI2C filename [/I2CBIG] [optionlist]

The contents of an I<sup>2</sup>C-Device (i.e. a serial EEPROM) is compared with the specified file. If there are differences the contents of the I<sup>2</sup>C-Device is written to a file with the extension DMP.

## **Options:**

/I2CBIG

This option must be the first option after the filename.

See function /PI2C (Chapter 2.8)

/DEVICE-BASE=hhhhhh

See function /PI2C (Chapter 2.8)

/OFFSET=hhhhhh

See function /PI2C (Chapter 2.8)

/FILE-OFFSET=hhhhhh

See function /PI2C (Chapter 2.8)

/LENGTH=hhhhhh

See function /PI2C (Chapter 2.8)

/NODUMP

See function /PI2C (Chapter 2.8)

/I2CCLK=pin\_name

See function /PI2C (Chapter 2.8)

/I2CDAT=pin\_name

See function /PI2C (Chapter 2.8)

/I2CDATO=pin\_name

See function /PI2C (Chapter 2.8)

/I2CDATI=pin\_name See function /PI2C (Chapter 2.8)

# Example:

JTAG386 /VI2C EEPROM.CFG /I2CCLK=GP26 /I2CDAT=GP27 This example verifies 256 bytes from a serial EEPROM with the file EEPROM.CFG. The serial EEPROM is connected to the pins CP26 and GP27 of the Intel 386EX.

#### 2.11. Dump an I<sup>2</sup>C-Device

Usage: JTAG386 /DUMPI2C [/I2CBIG] [optionlist]

A Hex-Dump of an I<sup>2</sup>C-Device is printed on the screen, if not redirected to file or device.

## **Options:**

#### /I2CBIG

#### This option must be the first option.

See function /PI2C (Chapter 2.8)

#### /DEVICE-BASE=hhhhhh

See function /PI2C (Chapter 2.8)

#### /OFFSET=hhhhhh⁴

The memory dump starts at an offset of hhhhhh.

Default: /OFFSET=0

Abbreviation: /O=

#### /LENGTH=hhhhhh

Default: /LENGTH=100

Abbreviation: /L=

#### /I2CCLK=pin\_name

Specifies the CPU pin used for serial clock output.

## /I2CDAT=pin\_name

Specifies the CPU pin used for serial data input and output. Pin\_name must specify a bidirectional pin otherwise an error message occurs. Instead of one bidirectional pin one pin for serial data input and one for serial data output may be used. See option /I2CDATO= and /I2CDATI= .

## /I2CDATO=pin\_name

Specifies the CPU pin used for serial data output. Pin\_name must specify a output pin otherwise an error message occurs.

JTAG\_386EXa.doc

45

<sup>&</sup>lt;sup>4</sup>hhhhh=number base is hex

## /I2CDATI=pin\_name

Specifies the CPU pin used for serial data input. Pin\_name must specify a input pin otherwise an error message occurs.

# Example:

JTAG386 /DUMPI2C /I2CCLK=FLAG0 /I2CDAT=FLAG1

This example makes a memory dump of the first 100h bytes of a serial EEPROM connected to the CPU.

## 2.12. Toggle CPU pins

**Usage:** JTAG386 /BLINK /PIN=pinname [optionlist]

This command allows to test the hardware by blinking with LEDs or toggling CPU signals. Faster signals can be generated by setting the delay option to zero. This can be a very helpful feature to watch signals on an oscilloscope.

The signal on the defined pin has an duty cycle of 1/2: The level is 67% high and 33% low.

Please Note: Not every pin of the Intel 386EX may be specified as an output pin.

## **Options:**

## /PIN=pin\_name

CPU pin to toggle. If the option /PIN= is not specified an error message occurs. Most pins of the list in chapter 1.8 "Initialization file JTAG386.INI" can be used. If you type /PIN= without any pin declaration a list of the CPU pins is displayed.

## /DELAY=dddddd<sup>5</sup>

Time to wait to next change of signal. This option can be adjusted to get optimum signals for measures with the oscilloscope.

Default: /DELAY=10000

# **Example:**

#### JTAG386 /BLINK /PIN=FLAG3 /DELAY=0

This example toggles the GP26 pin very fast which can be followed by the use of an oscilloscope.

JTAG 386EXa.doc

<sup>&</sup>lt;sup>5</sup>dddddd=number base is decimal

## 2.13. Polling CPU pins

**Usage:** JTAG386 /PIN? /PIN=pinname [optionlist]

This command allows to test the hardware by polling CPU signals.

Please Note: Not every pin of the Intel 386EX may be specified as an input pin.

# **Options:**

/PIN=pin\_name

CPU pin to poll. If the option /PIN= is not specified an error message occurs. Most pins of the list in chapter 1.8 "Initialization file JTAG386.INI" can be used. If you type /PIN= without any pin declaration a list of the CPU pins is displayed.

# **Example:**

JTAG386 /PIN? /PIN=RESET#

This example samples the reset pin of the Intel 386EX.

# 2.14. Polling CPU pins while the CPU is running

**Usage:** JTAG386 /SAMPLE /PIN=pinname [optionlist]

This command is similar to the function /PIN?. But with this function any pin can be observed, independent of the pin direction. Furthermore the CPU remains in normal operation.

## **Options:**

/PIN=pin\_name

CPU pin to poll. If the option /PIN= is not specified an error message occurs. All pins of the list in chapter 1.8 "Initialization file JTAG386.INI" can be used. If you type /PIN= without any pin declaration a list of the CPU pins is displayed.

#### **Example:**

JTAG386 /SAMPLE /PIN=FLAG3

This example samples the state of the port pin FLAG3 while the Intel 386EX is running.

## 2.15. Show status of all CPU pins while the CPU is running

**Usage:** JTAG386 /SNAP [optionlist]

This function is similar to the function /SAMPLE, but displays the status of all CPU pins on the screen. The CPU remains in normal operation.

The behavior of the function /SNAP depends on the option /REP: With this option specified, the JTAG-Booster samples and displays the state of the CPU pins repetitive. Without this option the status of the pins is displayed only once.

#### **Options:**

#### /PAUSE

Use this option to stop the output after each displayed screen. Don't use this option together with the option /REP or if the output is redirected to a file. Abbreviation /P

#### /RFP

If this option is specified the status of the pins is sampled and displayed repetitive. In case of many signals the display is separated into several screens. Therefor we recommend to use a video mode with 43 or 50 lines. Use the '+' and the '-' key to switch between different screens. Any other key terminates the program.

Sample output: This is a sample output for a Intel 386EX

0 D15	0 D14	0 D13	0 D12
0 D11	0 D10	0 D9	0 D8
0 D7	0 D6	0 D5	0 D4
0 D3	0 D2	0 D1	0 D0
0 LBA#	1 CS6#	0 UCS#	1 P2.7
0 P2.6	1 P2.5	1 DACK0#	1 P2.4
1 P2.3	1 P2.2	1 P2.1	1 P2.0
1 SMIACT#	1 DRQ1	1 DRQ0	0 WDTOUT
1 EOP#	1 DACK1#	0 P1.7	0 RESET
0 P1.6	1 P1.5	1 P1.4	1 P1.3
1 P1.2	1 P1.1	1 P1.0	1 FLT#
1 STXCLK	1 INT7	1 INT6	1 INT5
1 INT4	1 TMRGATE2	1 TMROUT2	0 NMI
0 PEREQ	1 P3.7	1 P3.6	1 P3.5
1 P3.4	1 P3.3	1 P3.2	0 SSIOTX
1 SSIORX	1 SRXCLK	1 P3.1	1 P3.0
1 SMI#	0 A25	0 A24	0 A23
0 A22	0 A21	0 A20	0 A19
0 A18	0 A17	0 A16	1 A15
0 A14	0 A13	0 A12	1 A11
0 A10	1 A9	1 A8	0 A7
1 A6	0 A5	0 A4	1 A3
0 A2	1 A1	1 NA#	1 ADS#
0 BHE#	1 BLE#	0 WR#	1 RD#
0 BS8#	1 READY#	1 W/R#	1 D/C#
1 M/IO#			

# 3. Implementation Information

This chapter summarizes some information about the implementation of the JTAG-Booster and describes some restrictions.

- The JTAG-Booster uses the EXTEST function of the JTAG-Interface to perform Flash programming.
- Refer to the following table for connecting Flash-EPROMs to the Intel 386EX:

386EX signal	8 Bit Flash (i.e. 29F040)	16 Bit Flash (i.e. 29F160)
UCS# CS0# CS1# CS2# CS3# CS4# CS5# CS6#	CS#	CS#
OE#	OE#	OE#
WE#	WE#	WE#
D07	D07	-
D015	-	D015
BLE#	A0	-
A1An	A1A18	A0A20

# 4. Converter Program HEX2BIN.EXE

Since the JTAG-Booster software is not able to handle Intel-HEX or Motorola S-Record files, an separate converter tool is delivered with this product package.

Five types of HEX formats can be converted to BIN file:

I : INTEL HEX format (BYTE oriented)

D : Digital Research

M : MOTOROLA S HEX format (BYTE oriented)

• T: TEKTRONICS HEX format (BYTE oriented)

H: Intel HEX-32

Maximum conversion size is 256 kBytes. A 4<sup>th</sup> parameter for starting address can be specified to skip out the leading garbage and you will maintain a small size of output binary file.

If you start the HEX2BIN without any additional parameter all necessary parameters will be asked for in a prompt mode:

```
HEX2BIN
Input HEX file name: MYAPP.H86
Output BIN file name[MYAPP.BIN]:
HEX file format
<I>ntel /<M>otorola /<D>igital Research /<T>ektronics /[H] Intel HEX-32[I]: H
Input CODE segment start address[0000000]: 10000
Input CODE segment end address[FFFFFFF]:
Unused bytes will be <1>00 <2>FF [1]: 2
```

Instead of using the prompt mode, you can directly specify all necessary parameters in the command line. This is essential for making batch files:

```
HEX2BIN MYAPP.H86 MYAPP.BIN H 0010000 FFFFFFF 2
```

It is very important to fill unused bytes with 0xFF, because this are simply skipped by the JTAG-Boosters software and so it speeds up the programming performance.

Please Note: **"CODE segment start address"** is interpreted as a Intel x86 architecture segment address: You have to specify a start address of 10000 to start the conversion at 1 MByte.

This converter is a relatively old DOS tool and therefor it has problems with non DOS compliant file and directory names. Avoid names with spaces, limit names to eight characters. Otherwise the converter does not convert the input file, without any error message!!

# 5. Support for Windows NT and Windows 2000

A configured run time version of the "Kithara DOS Enabler, Version 5.1" is used to give support for some of our DOS based tools (like the JTAG-Booster) for Windows NT and Windows 2000. After installation of the "DOS Enabler" the accesses to the LPT or COM ports are allowed for the all programs listed in file Readme\_WinNT.txt

Note: Accesses to the ports are only allowed for the programs listed in file Readme\_WinNT.txt. If you rename one of our tools, the DOS Enabler does not work.

#### 5.1. Installation on a clean system

If you have a clean system without having installed a previous version of the "Kithara Tool Center", this tool is really simple to install. Extract the ZIP file to a new folder and start KSETUP.EXE. Everything is done within a few seconds. No additional input is needed. Now reboot your PC.

## 5.2. Installation with already installed a previous version of Kithara

Important!! If you have already installed an older WinNT support, you have to deinstall it completely!!!

- Start kcenter
- Select Register "Einstellungen" (=Settings) and deactivate "VDD benutzen" and "speziellen seriellen Treiber benutzen".
- Stop Kernel
- exit the kcenter program
- Now you can deinstall the Kithara Package with: Settings - Control Panel.
   All unused parts must be removed.
- Reboot your PC
- Now you can install the Kithara 5.xx as described above.

# 5.3. De-Installation version 5.xx:

For deinstallation of the runtime version of the "Kithara DOS-Enabler Version 5.x":

- use: Settings Control-Panel Add/Remove Programs and remove the "WinNT support for JTAG-Booster and FLASH166"
- Reboot your PC